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Abstract
This report summarizes the deliberations and conclusions of the Workshop on Pro-
gramming Languages for High Performance Computing (HPCWPL) held at the San-
dia CSRI facility in Albuquerque, NM on December 12-13, 2006.
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Executive Summary
This report describes the critical need for additional research in programming lan-
guages for high performance computing to enable new applications and the architec-
tures to support those applications. It is the result of a synthesis of the contents of the
Workshop on Programming Languages for High Performance Computing (HPCWPL)
held at Sandia National Laboratories’ Computer Science Research Institute on De-
cember 12-13, 2006. This report makes the following observations:
1. Today’s High Performance Computing (HPC) applications consist
of large, slowly evolving software frameworks. These frameworks are
typically decades old and have already survived large transitions in computer
architecture (e.g., Vector to MPP).
2. Emerging HPC applications are very different from their traditional
scientific computing counterparts. As a result, the “lessons” from scientific
computing do not address the problems of these applications.
3. Programmers within the DOE are typically experts. Consequently,
performance is more important than rapid prototyping.
4. HPC workloads share little in common with the most common com-
mercial workloads. Thus, very little reuse can be made of commercial pro-
gramming models. For example, Transactional Memory is touted as the correct
mechanism for programming multicore architectures, but it is inappropriate for
HPC workloads.
5. The memory wall dominates computer architecture and is increas-
ingly problematic. Even in the commodity space, the transition to multi-
core architectures will tremendously increase the demands on memory systems.
Memory latency dominates the performance of individual processor cores, while
memory bandwidth dominates the number of cores that can be put on a die.
Both are problems.
6. While supercomputer scaling was previously dominated by intercon-
nect performance future machine scaling will be dominated by mem-
ory. Because current programming models focus on interconnection networks
rather than memory, this could significantly limit the ability to scale applica-
tions.
7. Both conventional and emerging architectures require additional con-
currency to be easily specified. It is virtually certain that MPI will not be
able to provide all of the required concurrency.
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8. Emerging heterogeneous architectures (such as Cell) pose a significant
workload partitioning problem. The job of performing this partitioning is
currently the programmer’s, and there is little hope for automation on the
horizon.
9. Lack of proper vendor support for Co-Array Fortran and UPC is
noted regretfully.
As a result, the following recommendations are proffered:
I. We should pursue a minimalist approach to HPC languages. There
are both historical precedents (in the form of MPI) and practical requirements
(in the form of a multi-billion dollar investment in existing code) that dictate
this path. These languages must be compatible with existing tools and legacy
code.
II. This path should address application requirements first and machine
architecture requirements second (but should address both). New pro-
gramming models (and architectures) have already been adopted to solve prob-
lems that cannot be addressed using the conventional MPI/MPP model. There
are common features among radically different problems that cannot be solved
today that should be the focus of new programming language extensions. These
features include requirements for fine-grained parallelism, synchronization, and
data access.
III. An HPC language should introduce abstractions, using a minimal-
ist approach, which should match HPC’s unique requirements. MPI
succeeded by introducing a very small number of key routines that mapped
well onto applications and architectures. In the commercial space, Transac-
tional Memory introduces small extensions to introduce nondeterminism into
programs (and find parallelism). However, HPC applications typically require
deterministic parallelism. We encourage vendors to be more cooperative in
embracing changes.
IV. Languages need to support large numbers of efficient, light-weight,
locality aware threads. This serves to increase concurrency, address the core
problem of the memory wall, and begin to address the cache coherency problem.
V. We must identify problems that cannot be solved today, and de-
velop programming languages (and architectures) that solve those
problems. This supports recommendations I-IV by enabling the creation of a
significant user-base to support the early development of these languages, and
focusing language development on satisfying a specific need.
We are currently at a unique point in the evolution of HPC. Application and un-
derlying technology requirements dictate programming models to support new ways
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of solving humanity’s problems. Today, architectures and applications are evolving
faster than the programming models needed to support them. These recommenda-
tions are intended as a first cut strategy for addressing those needs and enabling the
solution to new, larger-scale problems. We urge a greater cooperation from vendors
in supporting these changes.
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Chapter 1
Introduction
Programming Language Research is vitally important to high performance computing
given current trends in architecture and applications. The MPI/MPP programming
model has proven highly successful given its tight coupling between architecture and
programming environment. Research in programming languages has the potential to
enable novel architectures, and vice versa. The Workshop on Programming Languages
for High Performance Computing explored these issues, driven by an emerging set of
applications that solve critical large-scale problems and are ill-suited to the existing
MPI/MPP model. This exploration was accomplished in three primary sessions:
emerging architectures, applications, and programming models.
The architecture session explored trends in silicon devices, power, and emerging ar-
chitectures. The general trend does not favor the MPP architecture. The commodity
processor on-node speed-up seen since the advent of Moore’s Law will come in the
form of an increase in the number of cores (requiring more parallelism) rather than an
increase in clock rate and memory bandwidth. Furthermore, given a large projected
increase in the number of cores, and a limited projected increase in the number of
pins available off chip, the memory bandwidth is unlikely to scale linearly with the
number of cores. Chapter 2 demonstrates that this will have a significant negative
impact on application performance. Furthermore, emerging heterogeneous architec-
tures (e.g., Cell, accelerators, etc.) make the partitioning of workloads particularly
challenging.
The architecture community identified three critical needs for future programming
languages (which were echoed identically by the application community):
1. Concurrency: The trend toward an increased number of (typically simpler)
cores requires additional concurrency. Although studies of SMPs imply that this
concurrency can be achieved via MPI, multicore machines differ from SMPs in
memory organization. Unlike a multicore architecture, an SMP allows a linear
scaling of memory bandwidth as the number of nodes increases. Additionally,
the available memory footprint of a multicore processor may be significantly
smaller than a traditional SMP (due to limitations on the number of DIMMs
that can be connected to a chip). As a result, parallelism below the level of
MPI may be more desirable. In the case of emerging architectures, additional
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concurrency in the form of threads is often used as the primary mechanism for
tolerating memory latency. These threads most likely cannot be provided by
MPI.
2. Synchronization: As concurrency increases, additional synchronization is re-
quired. There are emerging models for specifying synchronization, particularly
Transactional Memory, that address the needs of commercial workloads. How-
ever, these models do not necessarily map well to high performance computing
applications. Similarly, some specialized architectures (such as the Cray MTA
and XMT) provide synchronization mechanisms but do so through a platform-
specific programming model.
3. Locality Representation: Memory hierarchies have become increasingly deep
and complex. Additionally, programmers (particularly those implementing emerg-
ing applications) have asserted the need for global address space languages to
facilitate ease of programming. Partitioned Global Address Space (PGAS) lan-
guages attempt to facilitate this style of programming, with varying support for
“remote memory requests” provided by the hardware. Proposed architectures
and accelerators that utilized radically different “local”/“remote” memory ac-
cess mechanisms make a unified mechanism to represent the locality of data
objects particularly challenging for programming language developers.
Application developers specified a similar set of challenges to those presented by the
architects. Part of this was driven by their use of novel architectures to solve problems
not well suited to commodity architectures. These applications are latency dominated
(because of the architectural problem of the memory wall), are difficult to partition,
access very sparse data structures, and typically exhibit fine-grained parallelism.
In the case of the graph-based informatics application, 4 MTA-2 processors provide
the equivalent 32k BlueGene/L nodes of performance. This indicates a significant
challenge in solving large-scale problems of this type.
The adoption of emerging programming models is also a challenge, and it is often tied
to the success of new architectures. From the Sandia perspective, three key trends
were identified:
i. Most existing DOE applications consist of very large, slowly evolving software
frameworks consisting of multiple programming languages. As a result, inter-
operability with existing programming models is required.
ii. The adoption of new programming models is application driven. Specifically,
problems that decompose well into MPI/MPP applications will most likely con-
tinue to be written using that model. Problems that cannot be easily solved
using that model, however, have the potential to rapidly adopt new program-
ming models. Using the MTA to solve graph-based informatics applications is
a good example of this phenomena.
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iii. Application developers at Sandia are experts who are primarily focused on per-
formance and scalability. Because of the expense of machine time at the high
end, the model tends not to be focused on rapid prototyping or increasing the
productivity of relatively inexperienced programmers (which is critically impor-
tant to other development groups).
As a result, the wide-scale adoption of a new programming model at Sandia would
tend to require two competing properties: first, interoperability with old code; and
second, enabling new problems to be solved. The measure of success for the adoption
of these new models is performance (e.g., an improvement in runtime, an improvement
in scalability, or the ability to solve previously unsolvable problems). Consequently,
this report recommends a minimalist approach to programming languages research
that, like MPI, operates well with other programming models and is capable of being
integrated into existing code bases. Additionally, this report recommends that pro-
gramming languages features be tied both to application demands and to emerging
architectural features. In particular, features addressing the memory wall problem
are critical: providing additional latency toleration, object locality descriptions, and
increasing concurrency are key examples.
Historically, language efforts that are tightly focused and address specific problems
have been the most successful approach1. For example, the C programming language
is a necessary precursor to developing the Unix operating system, and became gen-
erally useful after being developed for that specific task. This report identifies two
emerging problem classes of large-scale importance that fit this description: graph-
based informatics and parallel discrete event simulation. Despite being significantly
different, they share similar programming model requirements. The identification of
additional problems that are difficult or impossible to solve today is strongly recom-
mended.
The remainder of this report is organized as follows: Chapter 2 describes the current
state of and future trends in computer architecture. Chapter 3 addresses emerging
applications and their relationship to the MPI programming model. Chapter 4 dis-
cusses successful and emerging programming models. Finally, Chapter 5 presents the
conclusions.
1In fact, one is hard pressed to identify a single successful programming language effort that did
not begin life meeting the needs of a specific problem or class of problems.
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Chapter 2
Architecture
This chapter discusses the current state of computer architecture, and is meant to
serve as the foundation for further discussions of applications and programming lan-
guages. Fundamentally, the success of a parallel architecture should be thought of in
terms of Little’s Law, which comes from economics:
Throughput =
Concurrency
Latency
(2.1)
Architecturally, the trend in both concurrency and latency is unfavorable. Instruc-
tion Level Parallelism (ILP) is the dominant form of concurrency in conventional
processors. Current systems provide very little ILP, and the problem of memory la-
tency only makes that worse. MPI has provided significant concurrency, but trends
towards multicore architectures make dramatically increasing the amount of concur-
rency provided by MPI challenging. Finally, that leaves thread level concurrency,
which would allow architectures to provide more latency toleration, but has yet to be
widely adopted.
The remainder of this chapter is organized as follows: First, the memory system is
examined, as well as the tremendous increase in internal processor state. A subset
of interesting architectures is analyzed. We then examine the shared memory and
transactional memory controversies. Finally, this chapter concludes with a discussion
of the impact on programming models.
Memory
Memory has been the biggest problem in computer architecture for over six decades,
and continues to plague high performance computing. It is typically the biggest ex-
pense in a supercomputer, and determines the performance of the applications run on
that computer. While bandwidth is the typical metric used to evaluate performance,
it is memory latency that dominates.
Figure 2.1 depicts the relative impact of memory latency and bandwidth on an
Opteron-like processor running at 2 GHz on both traditional HPC applications (in
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Cube3
DFS
Figure 2.1. The Impact of Latency and Bandwidth on
Traditional Scientific Codes (Cube3, an iterative solver) and
Emerging Combinatorial Codes (DFS, a Depth First Search
from Graph Theory). Figure courtesy of Richard Murphy,
Sandia National Laboratories.
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this case, a linear solver), and codes of emerging importance (in this case, a depth first
search on a large, sparse graph). The results demonstrate that halving the available
bandwidth leads to only a 5-7% degradation in performance. By contrast, reducing
the memory latency by half leads to a 50-100% increase in performance. When com-
bined with the problem of the memory wall (which dictates that memory latency is
always increasing relative to processor cycle time), the simple fact is that memory
latency is the dominant performance factor for HPC. This is particularly true given
that the primary research focus throughout the 1990’s was interconnection networks,
while memory has been largely unchanged over the past 5 decades.
State
To cope with the memory wall, all of modern processor architecture work is domi-
nated by mechanisms for avoiding or tolerating latency. As examples, caches attempt
to avoid memory latency by bringing frequently used items physically “closer” to pro-
cessing resources; out of order execution provides a small measure of latency toleration
by using instruction level parallelism to continue to make progress while high latency
operations are being performed (though we continue to see significantly less than one
instruction retired in every clock cycle, see Figure 2.1); and finally, the emerging use
of threads in architectures to allow the programmer to specify additional concurrency
to be used during high latency memory operations is a clear indication of the latency
problem. The consequence of these efforts, however, is a tremendous growth in the
state that the CPU must manage.
Figure 2.2 shows the growth in CPU state over time. This increase in state complexity
is primarily due to architectural mechanisms for coping with long memory latencies.
Those mechanisms are typically ineffective. As an example, the effectiveness of out
of order execution is measured by the number of instructions per cycle (IPC) the
processor retires. Figure 2.1 shows IPCs of less than 0.5 for two key applications,
which is typical for HPC workloads. Considering that such a processor could have an
IPC as high as 4, such results demonstrate extreme inefficiency. In fact, a processor
with an IPC of 1.0 clocked at half the clock rate would execute both programs faster
at significant power savings.
The cost of this additional state is simple: chip area (and, consequently manufacturing
yield), design complexity (which increases NRE and verification costs), and power
(which tends to outstrip the cost of the hardware for a supercomputer deployment).
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Figure 2.2. The growth of CPU state over time. The
increase in relative memory latency has led to an exponential
growth in processor state. Figure courtesy of Peter Kogge,
University of Notre Dame.
Future Architectures
The key problems in computer architecture (as enumerated above) are fundamen-
tally unchanged. There is a disconnect between the problem of memory and the
interconnection-network focus of high performance systems architecture research that
has dominated since the early 1990’s. This section examines four areas of specific ar-
chitectural innovation: multicore and multithreaded, heterogeneous, accelerators and
reconfigurable, and near memory.
Multicore and Multithreaded
Though there is an undeniable trend towards multicore architectures, from the pro-
grammer’s standpoint these machines appear to be either an “SMP on a chip” or
a multithreaded machine. In either case, the programming model is fundamentally
threaded. Currently there exists very little capability to program a machine with
dramatically more threads of execution than existing supercomputers. Furthermore,
for traditional scientific applications, significantly increasing the number of processing
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Figure 2.3. Transistor density compared to packaging den-
sity. Figure courtesy of Peter Kogge, University of Notre
Dame.
nodes is a challenge. For example, scaling the number of compute nodes in an MPI
program by an order of magnitude can cause difficulty in mesh generation and create
load imbalance.
Architecturally, the performance of multicore processors is limited by the following
characteristics:
• Pins off the chip (to memory) become the strangle point;
• the memory wall problem is intensified since there are fewer available memory
banks per core than unicore architectures; and,
• conventional architectures currently lack the efficient inter-processor coordina-
tion needed when the number of threads in the system is increased.
The trend towards an increased number of simpler cores exacerbates all of these
problems. Furthermore, it is currently very difficult for the programmer to extract
thread-level concurrency. The successful mechanisms that exist to do so exist in the
proprietary compilers for specialized architectures (such as the Cray XMT) rather
than in compilers or programming languages that support a wide range of architec-
tures of this class.
Figure 2.3 depicts the mismatch between the growth in logic density and the avail-
ability of off-chip communication pins. This mismatch means that while fabrication
processes will support significantly more cores on a chip the channels available to
off-chip memory will become increasingly limited.
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Heterogeneous
Heterogeneous architectures offer the programmer multiple models of computation.
As an example, IBM’s Cell processor supports a gather-compute-scatter memory
model and both a vector and scalar compute model. The memory model looks quite
familiar to the HPC community as it is similar to the overlays used in vector ma-
chines. Despite over three decades of research the overlay programming problem has
never been automated. Additionally choosing the right model of computation in a
heterogeneous architecture is challenging. In short, these architectures have no clear
path to an efficient or portable programming model.
Accelerators and Reconfigurable Architectures
Accelerators and reconfigurable architectures offer significant opportunity to acceler-
ate portions of a computation, but often ignore Amdahl’s law. Amdahl’s law dictates
that if a fraction of a program (P ) can be accelerated by a speedup (S) then the
overall speedup is given by:
1
(1− P ) + P
S
(2.2)
Consequently, given an infinite speedup on 50% of the program, the overall gain
dictated by equation 2.2 is only 2×.
Accelerators suffer from an even more subtle Amdahl problem: typically they are
second-class citizens in any system architecture. If the accelerator requires trans-
fers from main memory to the accelerator’s memory between steps of the computa-
tion, then the denominator in equation 2.2 increases. Thus if an additional transfer
overhead (expressed as a fraction of execution time) of T is required to access the
accelerator, the speedup is dictated by:
1
(1− P ) + T + P
S
(2.3)
Given the same problem as above with an additional 5% transfer time to access the
accelerator the speedup is 1.82. That is, the performance improvement suffers a 9%
penalty for the transfer.
Near Memory
One solution to the problem of memory latency is to move the processing resources
physically closer to the memory. There are two clear paths to doing so: Processing-
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Figure 2.4. The Instruction Mix and Percentage of Com-
putation Time Required for Execution. Figure courtesy of
Arun Rodrigues, Sandia National Laboratories
In-Memory (PIM) combines dense DRAM and logic on the same die (or two dies
stacked in three dimensions); and Processing-Near-Memory (PNM) more tightly cou-
ples processing resources to the memory without merging fabrication processes.
Figure 2.4 shows the instruction mix and percentage of the program execution time
for each class of instructions for a mix of real-world supercomputer applications at
Sandia. Loads dominate both: they are 32% of all instructions and consume 52% of
the program’s execution time. Opportunities for PIM and PNM have increased and
become more economical:
• PIM fabrication is now offered commercially by most ASIC foundries by adding
DRAM to conventional logic fabrication processes;
• conventional processors are moving from bus-based memory interfaces to more
serial interfaces requiring high-speed signaling (and consequently fabricated sep-
arately from the DRAM), which permits adding PNM resources close to DRAM
at very low cost (since the logic ASIC is already required); and,
• the fabrication of “stacked” systems with multiple modules is becoming increas-
ingly common in the commodity space (e.g., cell phones often stack processors
and memory to improve packaging).
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Additionally the dense local memory available to a PIM architecture can alleviate the
bandwidth constrictions conventional multicore architectures experience. It has been
demonstrated that a PIM-based multicore architecture can outperform a conventional
multicore machine when executing scientific and emerging HPC codes by 2×-40× or
more given the same chip area and a PIM clocked at half the rate of the conventional
machine because the PIM has to perform fewer accesses to external DRAM.
The Shared Memory Controversy
The strongest point of contention for future architectures was the debate over shared
memory. The argument can be summarized as follows:
• Pro: shared memory eases programming and enables solving problems that are
not easily solved on distributed memory machines. Further, the preeminence of
distributed memory architectures has affected the choice of problems to solve.
• Con: distributed memory programming forces the programmer to partition the
data appropriately and improves performance. As a result, distributed memory
architectures scale better.
Both sides agree that conventional cache coherent shared memory architectures are
not sufficiently scalable due to the overhead associated with coherency. Furthermore,
several emerging applications of critical importance are very difficult to program in the
MPI model (see Chapter 3). The Partitioned Global Address Space (PGAS) model
of computation appears promising, but lacks sufficient architecture and programming
language support at this time.
The Transactional Memory Controversy
Given that multicore architectures are inevitable, some form of parallel programming
is required in the main stream market. The dominant choice of technology today
is Transactional Memory which permits the programmer to bundle atomic opera-
tions together easily and allows the compiler and runtime system to schedule those
operations independently while still maintaining the dataflow requirement of the ap-
plication. There are three significant problems with using transactional memory for
high performance computing:
• Transactional Memory is an extension of database semantics, which are not ap-
propriate for traditional scientific computing applications (though some emerg-
ing applications may benefit from this model). HPC is focused on concurrent
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deterministic programming whereas transactions are inherently nondeterminis-
tic.
• Transactional Memory suffers from an Amdahl’s law problem in that only inde-
pendent atomic sections can be scheduled concurrently. The HPC community
requires significantly more concurrency at all levels (thread level, MPI level,
etc.) in order to build peta-scale systems and beyond.
• Transactional Memory is typically implemented inside the cache coherency pro-
tocol of an SMP, and coherency is generally considered too expensive and dif-
ficult to scale for scientific computing. The only other alternative today is
software which is slower still. It is possible that a lighter-weight version could
be developed in the future.
Consequently, there is a need to identify programming methods to increase concur-
rency that match the requirements of HPC applications. More significantly, there
is a disconnect between the programming models pursued by industry for multicore
architectures (which target commercial applications) and those useful to HPC. This
is a particularly daunting problem because architectural support for programming
models outside of the main stream is limited at best.
Conclusions and Impact on Programming Models
Programming models require improvement in three main areas relating to architec-
ture:
1. Concurrency: Architectures require a greater specification of parallelism to
increase throughput and provide for tolerating long memory latencies. This is
particularly true for multicore architectures. Additionally, applications require
additional concurrency to scale to larger problem sizes. MPI remains the pri-
mary, manually identified mechanism for specifying concurrency, but may be
insufficient in and of itself in future machine generations.
2. Synchronization: Both architectures and applications require better mech-
anisms for synchronizing between concurrently running portions of the appli-
cation. Commercial workloads often consist of numerous independent tasks,
which is not true for high-end HPC applications.
3. Locality Representation: There currently exists no convenient way of rep-
resenting the relationship between algorithmic objects and data constructs. In
the MPI model, this is done explicitly by the programmer.
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Each of these areas represents a fundamental architectural challenge for programmers.
Multicore architectures rely on increasing numbers of simple cores, requiring more
parallelism from the application. This increased parallelism requires synchronization
for coordination. And, finally, data partitioning will become increasingly difficult for
MPP machines, particularly if multiple levels of parallelism (MPI and threads, for
example) are required to exploit future architectures.
Architecturally, the challenges remain the same: the technology drives power, relia-
bility, and chip pin counts; application workloads are changing in nature (see Chapter
3); and these technology and application drivers make programmability increasingly
difficult.
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Chapter 3
Applications
The focus of the applications session at HPCWPL was on those applications that
are currently not well served by the MPP computing model. Over the course of
discussion, it became clear that while software tends to be the largest and longest liv-
ing investment (the ASC program spends approximately 10% on hardware that lasts
three to five years, while applications live for decades), the choice of applications that
are developed is partially driven by how “natural” it is to map a given algorithm on
to a machine. For example, the three dimensional simulations of physics on a com-
puter required by the national labs map very well onto MPP machines programmed
with the MPI programming model. They tend to be partitionable in space, map very
well to the mesh or toroidal networks that are popular on these platforms, and de-
compose well into large messages. Many emerging applications are significantly more
irregular, sparse, and difficult to partition. Because they are so difficult to express
in existing programming models and architectures, these applications are best served
by new ones, which should be the focus of new programming languages research. By
contrast, most of the current application base is well served by existing programming
models (e.g., MPI) which map very efficiently onto the architectures that run them
(e.g., MPPs).
The remainder of this chapter is organized as follows: First, the relative lifetimes of
architectures and application code bases is examined. Next, there is a discussion of the
applications presented at the workshop focusing on the difficulties these applications
pose to existing programming models and architectures. Finally, the conclusions are
examined.
Architecture and Application Lifetime
Figure 3.1 depicts the lifetime of various HPC architectures over time. Architectures
have diversified and now exhibit shorter life spans. On the other hand, software tends
to exhibit a very long life span (decades), and often outlives the architecture for which
it was written (e.g., codes that began life on vector machines have been ported to
MPPs).
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Figure 3.1. The effects of shrinking machine lifetime
and architectural diversification. In comparison, the San-
dia’s CTH application appeared on the Cray-1 in the late
1970’s, and is still a core physics code used by the DOE and
DOD. Figure courtesy of Jeffrey Vetter, Oak Ridge National
Laboratory (see J.S. Vetter, B.R. de Supinski, J. May, L.
Kissel, and S. Vaidya, “Evaluating High Performance Com-
puters,” Concurrency and Computation: Practice and Expe-
rience, 17(10):1239-70, 2005.)
In each generation, HPC tends to abandon the applications that are not well suited
to that generation’s architecture.
Emerging Applications
The workshop examined three applications detailed in this section: graph-based in-
formatics, the Petra object model for data movement in Trilinos, and parallel discrete
event simulation. This section details each application’s unique properties.
Graph-Based Informatics
The analysis of large graphs is a potential HPC application with little in common
with traditional scientific applications. Problems can be huge, exhibit no exploitable
global structure, and may be impossible to partition due to the lack of locality. The
body of knowledge acquired from scientific computing is of limited utility.
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Graph-Based Informatics
Figure 3.2. An Attributed Relational Graph Example.
Figure courtesy of Tamara Kolda, Sandia National Labora-
tories.
Critically, these problems typically cannot be efficiently executed at scale on MPP
machines and benefit from alternative programming models. Because of the fine-
grained access requirements, MPI implementations tend to be very inefficient.
Figure 3.2 shows an example of such a graph with vertices that represent people and
locations, and edges that represent relationships. When traversing this graph, paral-
lelism is often very fine-grained, and the runtime is dominated by memory latency.
There are four desirable architectural features:
1. Low Latency/High Bandwidth Memory Accesses
2. Latency Toleration
3. Light weight, fine-grained synchronization mechanisms
4. Global address space
It has been demonstrated that this problem benefits significantly from unconven-
tional multithreaded architectures. Four processors of the Cray MTA-2 have been
demonstrated to equal approximately 32 thousand processors of BlueGene/L.
This has been listed as one of the “13 Dwarfs” that represent key problems for mul-
ticore architecture1.
1See The Landscape of Parallel Computing Research: A View from Berkeley, Technical Report
Number UCB/EECS-2006-183
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Figure 3.3. The typical flow of object construction in ePe-
tra. Figure courtesy of Mike Heroux, Sandia National Labo-
ratories.
Petra Object Model
Many scientific and engineering applications (particularly those at Sandia) spend
30− 80% of their runtime in solvers, which makes solver libraries a particularly good
point of optimization. Early vector architectures were designed to perform sparse
solves efficiently. Commodity processors have significant room for improvement in
executing them. Solvers are also subject to significantly degraded performance with
increased memory latency (see Section 2).
While these problems have relatively efficient MPI implementations and represent the
computational core of many HPC applications for MPPs, there is significant room for
improvement.
Figure 3.3 provides an example of the construction of objects in the ePetra portion
of Trilinos, which represents basic linear algebra objects. The key abstraction is the
construction of a Comm object that abstracts the communication mechanism from
the programmer. This serves to abstract the behavior and attributes of the parallel
machine from the user. Currently, serial, MPI, and shared memory Comm objects
are supported, although new architectures can be added easily. Comm objects can
also be arranged hierarchically. This abstraction allows for significant portability and
extensibility of the library.
ePetra also supports Map objects that allow for the redistribution of the data under-
lying a given class. This permits the library to choose more efficient loop executions,
and allows for data redistribution.
The organization of modern high performance computing libraries (like Trilinos)
serves to enable the adoption of novel architectures, particularly when those libraries
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represent such a significant portion of the runtime. Because of their size, however,
they may represent a challenge to the adoption of entirely new programming languages
if those languages do not support the existing code base. This tends to support the
conclusion that incremental extensions to existing programming languages may best
support today’s significant investment in software.
Parallel Discrete Event Simulation
Parallel Discrete Event Simulation (PDES) is emerging as a key mechanism for sim-
ulating organizations (command and control, processes, etc.) and social dynamics
(operations planning, foreign policy, etc.), in addition to its more traditional uses in
network, traffic, and sensor simulation. Problem sizes continue to increase, and it
represents an excellent example of a non-traditional HPC application that requires
capability computing. For example, the Red Storm machine recently enabled the sim-
ulation of a terrorism problem at significantly enhanced resolution. Results from these
simulations tend to impact emergency planning, resource consumption estimates, and
policy formulation. Consequently, high-resolution results are required quickly.
PDES shares many of the same properties of the graph-based applications discussed
in Section 3. Very little floating point is executed, the communication pattern is
irregular, and fine-grained synchronization is required.
Conclusions
These emerging irregular applications represent a shift away from traditional HPC
applications that are well suited to the MPI programming model and MPP archi-
tecture. They require fine-grained data access and synchronization that MPI simply
does not support. More significantly, MPP architectures are ill suited to support that
type of synchronization and data access. Additionally, SMP-based architectures may
support the fine-grained data access, but they do not support the required synchro-
nization. Finally, only non-commodity architectures, such as the Cray MTA, support
the fine-grained parallelism exhibited by many classes of emerging applications (e.g.,
graph based informatics and PDES).
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Chapter 4
Programming Models
Enabling hard problems to be solved is the key challenge for new programming mod-
els, and was the central theme explored in the programming models session of the
workshop. Additionally, it is the defining characteristic of successful programming
languages endeavors. Examples include MPI, which enabled the large-scale simulation
of physics, C, which enabled the creation portable operating systems.
The remainder of this chapter is organized as follows: First, MPI and other successful
language projects are addressed. Then, emerging language proposals and language
related tools are examined. Given this background, the concept of productivity and
the HPCS languages are discussed. And, finally the conclusions are presented.
MPI
MPI has been by far the most successful programming model endeavor over the last
two decades. Its success can be attributed to six critical properties. MPI is:
• Portability: Aside from running on a large range of machines, MPI enables
performance enhancing features without requiring hardware support for them.
For example, nonblocking message passing permits “zero-copy” data transfers,
but does not require them.
• High Performance: MPI’s distributed memory model forces the programmer
to perform a data decomposition. In high-end physics codes, this has resulted
in higher performance than other models.
• Simplicity and Symmetry: Although MPI is feature rich, the majority of
MPI programs use a relatively small number of primitives that map well to
basic MPP architectural features.
• Modularity: MPI is both designed to support libraries and implemented as a
library, which helps to enable modern software architectures built from compo-
nents and frameworks.
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• Composability: MPI’s structure allows it to be part of a diverse set of pro-
gramming environments. It is essentially “language neutral”.
• Completeness: MPI avoids simplifications that limit the programming model.
The user does not have to change programming models to add features.
As a highly successful parallel programming model, MPI enabled the solution to
extremely difficult problems (particularly physics problems at the DOE). There is an
emerging class of applications that require alternative programming models to solve
large scale problems (see Chapter 3).
Successful Languages
The workshop examined Co-Array Fortran and UPC as examples of successful work
in programming languages.
Co-Array Fortran (CAF)
Co-Arrays first appeared in 1991, and will be part of the Fortran 2008 standard,
which demonstrates the fundamentally long path required for the adoption of pro-
gramming language constructs. CAF deliberately restricts the compiler to optimizing
local memory latency accesses, and requires the programmer to focus on remote data
management (very much like MPI). As a Partitioned Global Address Space (PGAS)
language, CAF fundamentally provides the programmer with a single address space,
but avoids the requirement of cache coherency which limits the scalability of SMP-
based architectures. This model is currently not well supported in hardware due to
the coherency requirements of modern processors.
UPC
The UPC model provides a PGAS memory model that enables Single Program Mul-
tiple Data (SPMD) parallelism, forces the programmer to consider the implications
of local vs. global data layout, and provides the simplicity of a global address space.
Key Lessons from PGAS Languages
There are three points related to PGAS languages that were consistently brought up
at the workshop:
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• Synchronization is very difficult to specify, often coarse grained, typically left
to the programmer, and not generally supported in hardware.
• Data decomposition has to be done manually.
• Work distribution has to be done manually.
There is significant debate as to whether or not these properties are “good” things.
One side contends that because of their manual nature, the programmer is forced to
optimize the application and choose high-performance trade-offs; the other is con-
cerned that this impacts programmer productivity.
Emerging Models
This section explores three programming language and execution model proposals
that address emerging hardware and programmer productivity requirements: Par-
alleX, Locality-Aware High-Productivity Languages, and TiNyThreads.
ParalleX
The basis for the ParalleX execution model is the fundamental observation that exist-
ing technology trends require changes in computer architecture. Those changes can
only be enabled by changes in the execution model. Because ParalleX is an execu-
tion model, it does not specify policies for implementation, technology, structure, or
mechanism (and is thus not a programming model, architecture, or virtual machine).
ParalleX provides:
• Split Phase Transactions: that provide independent actions on exchanged
values.
• Localities: representing contiguous physical domains that provide “local” and
“remote” latency information to the programmer.
• A Global Name Space: with no coherence between localities (very much like
PGAS languages). Communication between localities occurs via Parcels, with
primitives for synchronization and threads.
• Parcels: are a form of message-driven computation that specify a function to
be performed on a named data element. They provide the ability to move work
between objects in different localities.
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• Multi-Grain Multithreading: to specify the relationship between operations
and provide latency tolerance.
• Percolation: as a latency hiding and scheduling technique that moves data and
tasks to local temporary storage for execution. This is particularly important
for accelerators, functional elements, and other precious resources.
• Fine-Grain Event Driven Synchronization: in a number of forms, in-
cluding message-driven remote thread instantiation, lightweight objects, and
in-memory synchronization.
Locality-Aware High-Productivity Languages
The High Performance Fortran (HPF) project provides critical lessons for Locality-
Aware High Productivity Languages. HPF-1 worked very well for small problems,
but presented difficulties in expressivity and performance for large-scale applications.
Many of these difficulties arose from the challenges in providing a mature compiler
infrastructure, inconsistency in the implementation, and the complexity of the rela-
tionship between the compiler and the target platform. HPF-2 addressed some of
these problems, but only after significant work.
HPF was the first attempt at a high-productivity language for HPC, and provided
the key concept of locality awareness. However, the acceptance of new languages
depends on many criteria, including:
• functionality and the performance of target code;
• a mature compiler and runtime infrastructure;
• user familiarity;
• easy integration of legacy codes;
• an integrated development environment;
• flexibility to deal with new platforms;
• and both research and major vendor support.
TiNyThreads
Given a new generation of multicore architectures that significantly reduce the compu-
tation, managing on-chip parallelism and bandwidth, to tolerate off-chip bandwidth
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and latency limitations is a significant challenge. The Cyclops architecture provides
a unique design point to consider in the space of multithreaded machines. It pro-
vides an efficient hardware multi-threading model with explicit memory regions and
in-memory atomic operations. This type of hardware enables research into static
dataflow architectures. Revisiting dataflow architectures and runtime systems is an
increasingly prevalent research technique given the characteristics of emerging ma-
chines.
Tools
This section examines programming environments and compiler building blocks.
Programming Environments/Debugging
One of the important gaps in existing parallel research tends to be programming
environments and debugging, which offer productivity enhancements for legacy and
emerging codes. Environments such as Eclipse allow for the simplification of complex
tool chains and presentation of a more logical workflow. Additionally, these tools can
offer higher-level correctness and consistency checking than the compiler.
Building Blocks, Flexible Compilers, and Tunable Compo-
nents
The emergence of heterogeneous architectures (such as accelerators, the Cell proces-
sor, etc.) pose a significant challenge to both programmers and compiler writers (see
Chapter 2). Future compiler infrastructure needs to be built from components that
are modular and easy to understand. This would enable bringing new platforms up
quickly and facilitate compiler research. No systematic, principled approach exists
today.
There are existing examples of compiler tuning beating library frameworks, but the
existing lack of modularity limits the adoption of these techniques.
Productivity
Fundamentally, two views of productivity were explored at the workshop: first, that
productivity enables programs to be formulated more quickly, or computing resources
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to be used more easily, often by less skilled programmers; and second, that produc-
tivity enables expert programmers to achieve higher performance on a given system
quickly. The core of the debate is the role of computer scientists on a high-performance
computing team. Because Sandia hosted the workshop and “high-performance” tends
to mean very high-end supercomputers, the focus was intentionally high-end. Because
programming teams at Sandia typically consist of highly knowledgeable application
domain experts and computer scientists, and because of the expense of the machines
involved, the Sandia contingent tended to prefer the second definition of produc-
tivity over the first. This is a critical distinction between the DOE community of
supercomputer users and others.
The HPCS Languages
Each of the HPCS language vendors was asked to address the following questions:
What is the time-frame for generating large-scale applications (10’s to 100’s of thou-
sands of lines of code) on large machines with performance comparable to MPI?
Each of the vendors felt that this would depend entirely on each language’s adoption
rate. Funding had not been allocated in DARPA HPCS Phase III proposals to under-
take this effort, especially because of the shift post-2007 to a consortium effort. It is
also felt that the HPCS languages could significantly reduce the line-count of codes.
What features of your language are most suited to current and forthcoming scien-
tific computing applications on highly parallel systems? What about emerging HPC
applications (such as those discussed in Chapter 3)?
Each language claimed:
• Control of locality and distributed data structures
• Fine-grained threading and synchronization
• Enhanced data structures (e.g., Chapel’s sparse/associative/opaque domains)
If a standardization effort was started to create a single HPCS language, what critical
features of your language would be required? Do you think such an effort makes sense?
• A Partitioned Global Address Space (PGAS) model
• Shift from SPMD programming and execution models
• Automatic data distribution
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• Control over locality for data and computation
• Type safety
• Generators to manage parallelism
• Structured parallelism
Each of the vendors thought that this effort was sensible.
Conclusions
Programming languages research needs to address problems not addressed by existing
programming models, particularly those that result from enabling new architectural
features. As the most successful model thus far, MPI provides a unique library-based
implementation that can be combined with numerous existing architectures and run-
time environments, and can augment legacy codes. If MPI codes are to become
“legacy”, an emerging language has to maintain the same capability: specifically,
drawing in and enhancing existing code bases. It will simultaneously have to address
the challenges of emerging applications that require significantly different program-
ming models.
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Chapter 5
Conclusions
This report has examined the state of HPC programming languages in the context
of applications and architectures. The maturity of the MPP/MPI architecture and
programming model combination, and its inability to address the problem of critical
emerging applications means that there is significant opportunity to develop new
programming languages that address key application problems. This report strongly
recommends focusing language effort in that area, and identifies two important classes
of problems that can benefit from the same set of language features. It is further
recommended that additional difficult or impossible to solve problems be identified
for further study.
Focusing on emerging problems allows the successful HPC language effort to develop
a significant user base that can be expanded over time.
To foster the adoption of a new programming language outside its core user base,
an evolutionary approach is recommended. In this model, the “new” programming
language is a minimal set of useful extensions to an existing language, rather than
something entirely new. Aside from increased programmer familiarity, this approach
stresses inter-operation with existing programming environments and frameworks. It
also recognizes the existence of a multi-billion dollar investment in applications that
are unlikely to be rewritten from scratch. Finally, it leverages a large and rich set of
compiler infrastructure and optimizations developed over the past four decades. MPI
is an excellent example of this design philosophy.
Architecturally, there are two critical trends that impact the design of future pro-
gramming languages:
• First, memory is an increasing problem (both latency, which has been given
very little attention over the past 20 years, and bandwidth); and
• second, both conventional and emerging architectures require significantly more
concurrency to enable supercomputers to continue scaling.
The conventional trend only emphasizes both problems: the number of cores is in-
creasing (requiring additional concurrency), without providing the same increase in
total chip bandwidth (exacerbating the memory wall).
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A new programming language should address both problems by providing increased
concurrency, and helping the programmer to manage increasingly deep memory hier-
archies (to more efficiently utilize the available bandwidth). The same requirements
exist for emerging architectures: multithreaded and latency tolerant architectures
require a larger number of threads to achieve high throughput, and suffer from the
same memory problem as any other machine. Heterogeneous architectures (such as
the Cell) have all the same properties with the addition that the computation must
be partitioned between very different functional units to provide better performance.
Finally, because the DOE model tends to be the development of large-scale software
frameworks that last significantly longer than the underlying architectures. Given this
long view and a set of very experienced application developers, emerging programming
languages are required to facilitate the large-scale solution of problems that cannot
be solved today, or an increase in scalability for existing codes that have likely made
at least one transition in the underlying architecture.
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